- α		
COLUMN		
DRAM SUB-ARRAY	DSA ₃	ROW
S. A.		
DRAM SUB-ARRAY	DSA ₂	ROW
ΩS)r
COLUMN		ADDRESS CONTROL
>-		AD
DRAM SUB-ARRAY	DSA ₁	ROW
S.A.		

FIG. 1A

COLUMN			
ROW	R3	TAG3	
DRAM SUB-ARRAY	DSA3		ROW
S.A.			
DRAM SUB-ARRAY	DSA ₂		ROW DECODER
ROW	R ₂	TAG2	L &)L
COLUMN			REGISTER CONTROL & ADDRESS CONTROL
ROW	χ.	TAG1	REG AD
DRAM SUB-ARRAY	DSA ₁	•	ROW DECODER
S.A.			

FIG.1B




FIG.2




FIG.3




FIG.4

	COLUMN DECODER			
RC3	ROW	R_3	V	500
	DRAM SUB-ARRAY	DSA3		ROW
	S.A.			
	DRAM SUB-ARRAY	DSA ₂		ROW
RC ₂	ROW	R ₂	TAGO	200
	DRAM SUB-ARRAY			REGISTER CONTROL & ADDRESS CONTROL
RC ₁	ROW	æ	146.	REGI
	DRAM SUB-ARRAY	DSA ₁	.	ROW
	S.A.			

FIG.5




FIG.6

GROUP 1		GRO	GROUP 2		
DSA _{1,1}	DSA _{1,2}		DSA _{2,1}	DSA _{2,2}	
GROUP 3		GRC	GROUP 4		
DSA _{3,1}	DSA _{3,2}		DSA4,1	DSA4,2	

FIG.7




FIG.8